Apache Design's Totem Software Adopted by Fujitsu Semiconductor for Power Noise and Reliability Analysis
Solution from ANSYS Subsidiary Addresses Accuracy, Performance and Capacity for Advanced Process Custom IC Designs
PITTSBURGH – December 7, 2011 – ANSYS (NASDAQ: ANSS) announced that Totem™ software — from its subsidiary Apache Design, Inc. — has been deployed by Fujitsu Semiconductor Limited to analyze and optimize all their custom integrated circuit (IC) designs. This includes analog, memory, high-speed I/O, PMIC (power management IC) and RF ICs that are used in wide variety of consumer, mobile and communications electronic products. As custom IC designs increase in complexity, engineers face the challenges of meeting stringent performance and reliability targets, especially at 28-nanometer (nm) and below manufacturing process nodes. Totem — a complete power noise and reliability platform for analog/mixed-signal chip designs — was selected by Fujitsu Semiconductor for its ability to handle large designs and analyze global noise coupling, which can impact chip performance and reliability. It was also chosen for its integration with existing analog design tool environments, a feature that offers improved productivity.
"Apache’s Totem enables us to accurately model and simulate power/ground, substrate and package/PCB noise coupling at the full-chip level for advanced process technologies," said Masaru Ito, director of the technology development division, IP and technology development and manufacturing unit of Fujitsu Semiconductor Limited. "By using Totem, we can explore the impact of noise coupling on the circuit’s performance and determine if critical layout changes are needed early in the design process, allowing us to increase productivity and lower the risk of re-spin."
"The successful adoption of our Totem platform demonstrates how designers can depend on Apache to deliver products that meet the needs of leading custom designs," said Dian Yang, general manager and senior vice president at Apache. "Totem enables designers to optimize for better performance, lower product cost, meet specifications, and help mitigate design risks."
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Apache and Xilinx Unveil Unique Signal Integrity Analysis Tool for Virtex-II Pro Based Multi-Gigabit Serial I/O Designs
- Patriot Scientific Receives Share of Proceeds from MMP Patent Portfolio Licensing Agreement with Fujitsu
- Wi-LAN Completes Sale of Technology Development Division to Fujitsu Microelectronics America; Final Agreement Reflects Wi-LAN's Transition into a Licensing Company
- Fujitsu, NEC Electronics, Renesas, and Toshiba to Aim for Standardization of Semiconductor Process Technology for Next-Generation LSI
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack