Altera POS-PHY cores suit PMC-Sierra products
Altera POS-PHY cores suit PMC-Sierra products
By Michael Santarini, EE Times
August 14, 2000 (11:01 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000814S0008
Altera Corp. (San Jose, Calif.) has announced a family of cores that are compatible with PMC-Sierra's line of POS-PHY Level 3 products.
According to the company, the first core in the family is currently shipping to selected top-tier network infrastructure customers using PMC-Sierra products for the new generation of super routers and Layer 3 switches that are required for next-generation, multiservice voice and data networks.
Altera also announced that it will continue to work closely with PMC-Sierra to ensure that future core offerings have device compatibility with POS-PHY Level 3 and beyond. The company said it is currently participating in the definition of the POS-PHY Level 4 standard.
Altera's POS-PHY Level 3 cores are designed for use in link-layer or physical-layer devices that transfer data to and from POS devices using the standard POS-PHY interface.
The MegaCore functions comprise separately configurable mo dules that may be combined via Altera's MegaWizard Plug-In tool to generate a parameterized module that allows POS-PHY-compliant interfaces to be included in custom designs, said Altera.
The MegaCore function supports POS-PHY Level 3 operating at greater than OC-48 line speeds (2.5 Gbits/second), enabling efficient translation between the different formats, including mapping between different bus speeds and bus widths, as well as customizable FIFO parameters.
The POS-PHY Level 3 function consists of two separate MegaCore products-the PHY layer (ordering code: PLSM-POSPHY/P3) and the Link layer (PLSM-POSPHY/L3). The Link layer core and the PHY layer core will be fully released by the fourth quarter, and both are priced at $12,995 each. For further information visit www.Altera.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Unleashing the Full Potential of Your Display: eDisplayPort v1.4 PHY and Controller IP Cores are available for licensing for your Robust products
- Unlock the Power of DisplayPort v1.4 Tx/Rx PHY and Controller IP Cores: Maximize the Potential of Your Next-Generation Products
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- Elevate your High-speed data transmissions to the next level for all Display interfaces with the MIPI D-PHY/ LVDS Combo PHY IP Cores in 40nm
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack