Agilent: New SOC Tester Starts at $1,500 per Pin
Agilent: New SOC Tester Starts at $1,500 per Pin
Palo Alto, CA - September 27, 2000--Agilent Technologies, Inc. introduced a new model into its 93000 SOC Series Test System family, featuring full compatibility with the existing SOC test series at the price of $1,500 per pin.
"We are offering yet another scalable model to reduce cost of test in response to those companies that are concerned about the economies of test," said John Scruggs, senior vice-president and general manager of Agilent's Automated Test Group. "At $1,500 per pin, the C200e carries a radically low price point and boasts the lowest capital cost of any platform SOC test system on the market, yet can still expand to meet a manufacturer's evolving needs."
Along with the C200e, Agilent will release the new C400e. Like the C200e, the C400e is compatible with existing models, offers increased capabilities and excels at testing high-complexity and high-speed devices including PC graphics, high-end DSPs, high-speed chipsets and ASICs. Additionally, the C200e and C400e are well suited for both structural test techniques, such as scan and built-in self-test, and functional testing, the company said.
For more information contact:
Agilent Technologies Inc.
Palo Alto, CA
www.agilent.com
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Agilent Technologies' breakthrough SerDes IP semiconductor core enables integration of 150 channels per chip
- Jennic purchases state-of-the-art Agilent RF IC tester for on-site product validation and test development
- Magillem raises US$ 1 500 000 on Euronext Paris Free Market in secondary offering led by ARKEON FINANCE
- Shipments of total OpenGL ES enabled GPUs to hit 1 billion units per year by 2014, says Imagination
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations