Agilent: New SOC Tester Starts at $1,500 per Pin
Agilent: New SOC Tester Starts at $1,500 per Pin
Palo Alto, CA - September 27, 2000--Agilent Technologies, Inc. introduced a new model into its 93000 SOC Series Test System family, featuring full compatibility with the existing SOC test series at the price of $1,500 per pin.
"We are offering yet another scalable model to reduce cost of test in response to those companies that are concerned about the economies of test," said John Scruggs, senior vice-president and general manager of Agilent's Automated Test Group. "At $1,500 per pin, the C200e carries a radically low price point and boasts the lowest capital cost of any platform SOC test system on the market, yet can still expand to meet a manufacturer's evolving needs."
Along with the C200e, Agilent will release the new C400e. Like the C200e, the C400e is compatible with existing models, offers increased capabilities and excels at testing high-complexity and high-speed devices including PC graphics, high-end DSPs, high-speed chipsets and ASICs. Additionally, the C200e and C400e are well suited for both structural test techniques, such as scan and built-in self-test, and functional testing, the company said.
For more information contact:
Agilent Technologies Inc.
Palo Alto, CA
www.agilent.com
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Agilent Technologies' breakthrough SerDes IP semiconductor core enables integration of 150 channels per chip
- Jennic purchases state-of-the-art Agilent RF IC tester for on-site product validation and test development
- Magillem raises US$ 1 500 000 on Euronext Paris Free Market in secondary offering led by ARKEON FINANCE
- Shipments of total OpenGL ES enabled GPUs to hit 1 billion units per year by 2014, says Imagination
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing