Agilent: New SOC Tester Starts at $1,500 per Pin
Agilent: New SOC Tester Starts at $1,500 per Pin
Palo Alto, CA - September 27, 2000--Agilent Technologies, Inc. introduced a new model into its 93000 SOC Series Test System family, featuring full compatibility with the existing SOC test series at the price of $1,500 per pin.
"We are offering yet another scalable model to reduce cost of test in response to those companies that are concerned about the economies of test," said John Scruggs, senior vice-president and general manager of Agilent's Automated Test Group. "At $1,500 per pin, the C200e carries a radically low price point and boasts the lowest capital cost of any platform SOC test system on the market, yet can still expand to meet a manufacturer's evolving needs."
Along with the C200e, Agilent will release the new C400e. Like the C200e, the C400e is compatible with existing models, offers increased capabilities and excels at testing high-complexity and high-speed devices including PC graphics, high-end DSPs, high-speed chipsets and ASICs. Additionally, the C200e and C400e are well suited for both structural test techniques, such as scan and built-in self-test, and functional testing, the company said.
For more information contact:
Agilent Technologies Inc.
Palo Alto, CA
www.agilent.com
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Agilent Technologies' breakthrough SerDes IP semiconductor core enables integration of 150 channels per chip
- Jennic purchases state-of-the-art Agilent RF IC tester for on-site product validation and test development
- Shipments of total OpenGL ES enabled GPUs to hit 1 billion units per year by 2014, says Imagination
- ARM, Softbank and 1,500 Engineers
Latest News
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs