ML-DSA
ML-DSA (FIPS 204, formerly CRYSTALS-Dilithium): This algorithm is also based on lattice problems but is specifically designed for digital signatures, offering strong security guarantees and efficient performance.
All offers in
ML-DSA
Filter
Compare
14
ML-DSA
from 7 vendors
(1
-
10)
-
Crypto Coprocessor with integrated Post-Quantum Cryptography IPs
- The Crypto Coprocessors are a hardware IP core platform that accelerates cryptographic operations in System-on-Chip (SoC) environment on FPGA or ASIC.
- Symmetric operations are offloaded very efficiently as it has a built-in scatter/gather DMA. The coprocessors can be used to accelerate/offload IPsec, VPN, TLS/SSL, disk encryption, or any custom application requiring cryptography algorithms.
-
Post-Quantum Cryptography Processor
- PQPlatform-CoPro (PQP-HW-COP) adds PQShield’s state-of-the-art post-quantum cryptography (PQC) to your security sub-system, with optional side-channel countermeasures (SCA).
- PQPlatform-CoPro can be optimized for minimum area as part of an existing security sub-system.
- PQPlatform-CoPro is designed to be run by an existing CPU in your security system, using PQShield’s supplied firmware.
-
Lattice-based Post-Quantum Cryptography Processing Engine
- PQC(post-quantumcryptography) engine
- NISTSP800-56Acomplaint
- NISTFIPS186-4and186-5compliant
- ANSSIX9.142-2020compliant
-
CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm
Hardware core for accelerating the high-level operations specified in the NIST FIPS 204 standard.
-
Falcon IP Core
- Falcon IP Core is a post-quantum digital signature algorithm (DSA).
- It is currently under development. It is going to be compliant with Falcon specification submitted on round 3 of NIST Post-Quantum Cryptography Standardization process.
- Additionally, Falcon IP Core will be enhanced to achieve compliance with NIST Falcon Standart when it is released.
-
Self-contained cryptographic subsystem designed for PQC + classical, minimal integration effort, with SCA protection
- A cryptographic subsystem, designed to provide cryptographic services.
- These services include post-quantum signature generation, verification, and secure key establishment.
- PQPlatform-SubSys uses its built-in CPU independently from the surrounding system, allowing cryptographic services to be offloaded efficiently from the system processor.
-
High-speed, high-throughput, lattice PQC cryptographic subsystem
- A powerful hardware-based product that is designed for high throughput and high speed.
- PQPerform-Lattice adds post-quantum cryptography for applications that handle a large number of transactions, such as high-capacity network hardware applications or HSMs (hardware security modules) requiring fast performance.
- It’s designed for performance and supports FIPS 204 ML-DSA digital signatures for quantum-secure authentication and FIPS 203 ML-KEM for quantum-secure key exchange.
-
xQlave® PQC ML-DSA (Dilithium)
- Quantum-secure digital signatures for future-proof security
- Compliant with ML-DSA standard by U.S. NIST
- Pure RTL without hidden CPU or software components
- Execution time is independent of any secret values
-
Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium) with DPA
- Compliant with FIPS 203 ML-KEM and FIPS 204 ML-DSA standards
- Uses CRYSTALS-Kyber, CRYSTALS-Dilithium quantum-resistant algorithms
- Includes SHA-3, SHAKE-128 and SHAKE-256 acceleration
- The embedded QSE CPU combined with Rambus-supplied firmware implements the full FIPS 203/204 protocols
-
Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium)
- The Quantum Safe Engine (QSE) IP provides Quantum Safe Cryptography acceleration for ASIC, SoC and FPGA devices.
- The QSE-IP-86 core is typically integrated in a hardware Root of Trust or embedded secure element in chip designs together with a PKE-IP-85 core that accelerates classic public key cryptography and a TRNG-IP-76 core that generates true random numbers.