digital ADC IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 395 IP from 64 vendors (1 - 10)
  • 12-bit, 1.5 MSPS Analog-to- Digital (ADC) Converter
    • 12-bit Resolution
    • 1.5 MSPS Sampling Rate
    • 2.9 mW Power Consumption @ Vdd = 1.8 V
  • 15b 4kS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
    • Effective Number of Bits: 15b (SNDR=92dB signal-to-noise-and-distortion-ratio) with digital IIR filter post-processing
    • Power supply 3.3V, Power Consumption 200µW
    • 0.35um CMOS Technology
    • Low input sampling capacitor of 4pF
    Block Diagram -- 15b 4kS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
  • 12b 1MS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
    • Effective Number of Bits: 11b (SNDR=68dB signal-to-noise-and-distortion-ratio)
    • Power supply 3.3V
    • 0.35um CMOS Technology
    • Low input sampling capacitor of 7pF
    Block Diagram -- 12b 1MS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
  • Dual core I & Q Analog to Digital Converter
    • Maturity MAT05
    • 9-bits DUAL-CORE I & Q SAR ADC
    • Up to 1.62Gsps Sampling Rate
    • Analog power supply for Input Buffer: from 1.7V to 2.75V (GO2 domain)
    Block Diagram -- Dual core I & Q Analog to Digital Converter
  • Sigma-Delta ADC
    • Dynamic Range: 100 dB
    • Resolution: High-resolution digital output
    • Sigma-Delta Modulation: Advanced noise shaping and low distortion
    • Power Consumption: Optimized for low power, typically in the milliwatt range
    Block Diagram -- Sigma-Delta ADC
  • Pipeline ADC
    • High Sampling Rate: Capable of sampling up to 125 million samples per second, suitable for high-speed applications
    • 8-bit Resolution: Provides 8-bit digital output, delivering precise quantization of input signals
    • Pipeline Architecture: Ensures low latency and high throughput, ideal for real-time processing
    • Low Power Consumption: Optimized for minimal power usage, enhancing energy efficiency in portable and battery-powered devices
    Block Diagram -- Pipeline ADC
  • SAR ADC
    • High Sampling Rate: Capable of sampling up to 640 million samples per second, making it suitable for ultra-high-speed applications
    • 12-bit Resolution: Delivers 12-bit digital output, providing superior precision and accuracy in signal quantization
    • SAR Architecture: Ensures high speed and low latency with excellent power efficiency
    • Ultra-Low Power Consumption: Optimized for minimal power usage, ideal for energy-sensitive applications
    Block Diagram -- SAR ADC
  • Temperature Sensor Digital Output SMIC
    •  Measurement Range: -20°C to +100°C
    •  Uncalibrated Accuracy: ±6°C
    •  Calibrated Accuracy:
    •  Digital Readout: -20°C to +100°C = ±1.5°C
  • Temperature Sensor Digital Output UMC
    •  Measurement Range: -20°C to +100°C
    •  Uncalibrated Accuracy: ±6°C
    •  Calibrated Accuracy:
    • 0°C to +70°C = ±1°C
  • Temperature Sensor Digital Output Samsung
    •  Measurement Range: -20°C to +100°C
    •  Uncalibrated Accuracy: ±6°C
    •  Calibrated Accuracy:
    •  Digital Readout: -20°C to +100°C = ±1.5°C
×
Semiconductor IP