12b 1MS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
Key Features
- Effective Number of Bits: 11b (SNDR=68dB signal-to-noise-and-distortion-ratio)
- Power supply 3.3V
- 0.35um CMOS Technology
- Low input sampling capacitor of 7pF
- Fully differential analog voltage input (3 pins: Vin+, Vin- with adjustable common mode level Vcm)
- Layout chip area 0.75mm²
Block Diagram

Technical Specifications
Related IPs
- 15b 4kS/s cyclic/algorithmic serial ADC (Analog/ Digital Converter)
- 12-bit High Speed Analog to Digital Converter
- 12 Bits, 100 kS/s SAR Analog to Digital Converter
- Analog to Digital Converter 8 Bit
- Analog Front End: 1 channel of 12-bit 2 GSPS ADC IQ Pairs, 1 channel of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL
- Multi-Rate Serial Digital Interface (SDI) PHY Layer