Universal TV Encoder IP
Filter
Compare
356
IP
from 43 vendors
(1
-
10)
-
Universal NVM Express Controller (UNEX)
- Compliant to NVM Express 1.1
- Support for configurable number of IO Queues
- Support for configurable Queue depth
-
Universal NandFlash Controller
- ONFI 5.X Compliant
- SLC / MLC / TLC
- SDR modes 0 to 5
- NVDDR modes 0 to 5
-
Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
- Programmable application-side FIFO sizes (or complete bypass ) on TX, RX or both for easy integration with application logic
- Packing and unpacking logic for application to internal data path matching
- Supports line rate with minimum IFG
- Memory-based statistics counter implementation for Area/gate savings
-
Universal Drive Controller
- Evaluation Kit available
- Support for DC, BLDC, 2- and 3-phase stepper motors
- Support for encoders and resolvers
-
High Speed UART IP core - Universal Aysynchronous Receiver / Transmitter
- Software compatible with SCC2698 UART
- Configuration capability
- 8 full-duplex independent asynchronous receiver/transmitters
- 3 character FIFOs for each receiver channel
-
Universal Asynchronous Receiver Transmitter
- Configurable transfer rate: 1200bps - 115.2kbps with accuracy better than 0.15% from 8Mhz clock!
- Data format: 7, 8 bits
- Parity enable, odd/even, parity error detection
- Stopbit: 1 or 2 bits
-
MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
- Compliant with MIPI D-PHY Specification v2.5 with backwards compatibility for D-PHY v2.1, v1.2, and v1.1
-
UART : Universal Asynchronous Receiver Transmitter Core
- Capable of running all existing 16450 software.
- MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD)
- Configurable 16 -128 Byte transmitter and receiver FIFO.
- Fully programmable serial-interface featuring:
-
DCD's Universal Timers System
- PWM:
- Timer 1:
- Timer 2:
- Timer 3:
-
Synchronous Universal Asynchronous Receiver/Transmitter
- Single-chip synchronous UART
- Designed to be included in high-speed and high-performance applications
- Very fast system clock frequency (FPGA speed grade dependant)
- CPU independent interface