IP Catalog > Universal TV Encoder

Universal TV Encoder IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (470)
Compare 470 IP from 50 vendors (1 - 10)
  • Universal Chiplet Interconnect Express(UCIe) VIP
    • The UCIe VIP , a state-of-the-art solution that offers a comprehensive set of features and capabilities to ensure the quality and performance of your UCIe designs
    • The UCIe VIP is fully compliant with UCIe Specification version 1.0 and supports all the layers of the UCIe stack, such as FDI, RDI, LogPHY, PCIe, and CXL protocols
    • The UCIe VIP is also very user-friendly and flexible, with simple APIs, easy integrations, and configurable parameters
    Block Diagram -- Universal Chiplet Interconnect Express(UCIe) VIP
  • UCIe and BOW Universal PHY
    • Novel Redundancy for Hi-Rel,
    • Support for 16&18-bit wide data,
    • Support Synchronous Operation,
    • Supports Advanced packaging,
    Block Diagram -- UCIe and BOW Universal PHY
  • MIPI D-PHY Universal IP in UMC 28HPC+
    • Supports MIPI Alliance Specification for D-PHY Version 2.5
    • Consists of 1 Clock lane and 4 Data lanes
    • Embedded, high performance, and highly programmable PLL
    • Supports both low-power mode and high speed mode with integrated SERDES
    Block Diagram -- MIPI D-PHY Universal IP in UMC 28HPC+
  • Globalfoundries 22nm MIPI D-PHY Universal Tx-Rx V1.2 @ 2.5GHz
    • Compliant to MIPI Alliance Standard for D-PHY specification Version 1.2
    • Supports standard PHY transceiver compliant to MIPI Specification
    • Supports standard PPI interface compliant to MIPI Specification
  • DCD's Universal Timers System
    • PWM:
    • Timer 1:
    • Timer 2:
    • Timer 3:
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller enables a ? correct-by-construction ? implementation
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller (TRC) enables a ? correct-by-construction? implementation
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller (TRC) enables a ?correct-by-construction? implementation
  • CLICK - The universal solution of power gating for the whole SoC
    • Flexibility of in-rush current and wake-up time management
    • Allows a smart control of the trade-off between wake-up time and in-rush current
    • Automated wake-up sequence including isolation and retention signal management
    • Programmable limitation of in-rush current controlled by Transition Ramp Controller (TRC) enables a ? correct-by-construction ? implementation
  • MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
    • Compliant with MIPI D-PHY Specification v2.5 with backwards compatibility for D-PHY v2.1, v1.2, and v1.1
×
Semiconductor IP