LPDDR3/4 Single Controller IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 125 IP from 6 vendors (1 - 10)
  • Universal Multiport Memory Controller - LPDDR 3/2 Controller
    • Compliant with AXI V4.0 specification
    • Compliant with DFI 3.1 specification
    • Compliant with JEDEC LPDDR2 and LPDDR3 standards
    • Support for 8, 16, 32 SDRAM bus width, for a total memory data path width up to 64 bits
    Block Diagram -- Universal Multiport Memory Controller - LPDDR 3/2 Controller
  • LPDDR Combo Controller - LPDDR4X/4 & LPDDR5T/5X/5
    • Support for all LPDDR4 and LPDDR5 devices
    • Bank management logic monitors status of each bank
  • High Performance DDR5/4/3 Memory Controller
    • Compliant with AXI4 Specification
    • Compliant with DFI 3.1 Specification
    • Compliant with JEDEC DDR3, DDR3L, DDR4 and DDR5 standards
    • Supports 64, 32, 16 and 8 bit Memory SDRAM for DDR3L, DDR4 and DDR5
    Block Diagram -- High Performance DDR5/4/3 Memory Controller
  • LPDDR4 multiPHY V2 in Samsung (8nm) for Automotive
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
    • Maximum data rate is process technology dependent
    • Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
  • LPDDR4 multiPHY V2 in GF (22nm) for Automotive
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
    • Maximum data rate is process technology dependent
    • Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
  • LPDDR4 multiPHY V2 in GF (22nm)
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
    • Maximum data rate is process technology dependent
    • Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
  • LPDDR4 multiPHY V2 in TSMC (28nm, 22nm, 16nm, 12nm)
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
    • Maximum data rate is process technology dependent
    • Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
  • LPDDR4 multiPHY V2 in Samsung (14nm, 11nm, 10nm, 8nm)
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
    • Maximum data rate is process technology dependent
    • Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
  • LPDDR4 multiPHY V2 in UMC (28nm)
    • Low latency, small area, low power
    • Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
    • Maximum data rate is process technology dependent
    • Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
  • SDRAM LPDDR5/4x/4/3/2 Host Controller & PHY
    • + DFI 4.0 Compliant Interface with 1:1 (Matching), 1:2 and 1:4 Frequency Ratios
    • + Optimized to provide a complete solution along with the Dolphin Technology DDR PHY solution
    • + Built-in Gate Training, Read/Write Leveling, and VREF Training
    • + Multi-Port Configurable AXI4 Interface with QoS Signaling, Single AXI4-Lite Programming Interface
×
Semiconductor IP