HMC IP

Filter
Filter

Login required.

Sign in

Compare 7 IP from 5 vendors (1 - 7)
  • HMC Synthesizable Transactor
    • Supports 100% of HMC protocol standard 1.0, 2.0 and 2.1
    • Supports all the HMC commands as per the specs
    • Supports 2,4 and 8 link configuration
    • Supports for half width(8-lanes) and full width(16-lanes)
    Block Diagram -- HMC Synthesizable Transactor
  • HMC Memory Model
    • Supports 100% of HMC protocol standard 1.0,2.0 and 2.1
    • Supports all the HMC commands as per the specs.
    • Quickly validates the implementation of the HMC standard.
    • Supports 2,4 and 8 link configuration
    Block Diagram -- HMC Memory Model
  • HMC2 Verification IP
    • Compliant with Standard HMC Version 2.0 specification.
    • Supports 4GB configuration - 256 memory banks and 8GB configuration – 512 memory banks.
    • Supports Closed-bank memory architecture.
    • Supports Built-in memory controller for each vault – Automatic refresh control over all temperatures.
    Block Diagram -- HMC2 Verification IP
  • Xilinx HMC Controller
    • Fully compliant with Hybrid Memory Cube Specification Revision 1.x
    • Support 10 Gb/s, 12.5 Gb/s, 15 Gb/s SerDes I/O interface
    • Support either GTH or GTY transceiver use
    • Support both HMC link modes
  • Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel
    • Single SERDES Design that meets wide range of Standards, Protocols and Speeds.
    • Any combination is possible, e.g. USB-3.0, PCIe Gen-3 and SATA Gen-3 in a single Combo SERDES.
    • Internal Low Jitter PLL support the various standards clocking requirements- no need for additional components.
    • Flexible Design- Tile Based Design that enable customer to select any number of Tx and Rx Lanes.
  • UltraScale FPGAs Transceivers Wizard
    • Creates customized protocol presets to configure high-speed serial transceivers in UltraScale FPGAs
    • Protocol presets provided for 10GBASE-R, 10GBASE-KR, 3G-SDI, Aurora 8B/10B, Aurora 64B/66B, CAUI-4, CAUI-10, CEI-11G, CPRI™, Gigabit Ethernet, HD-SDI, HMC, Interlaken, JESD204B, MoSys Bandwidth Engine, OTL 4.10, OTU2/2e, OTU4, QSGMII, RXAUI, SATA, Serial RapidIO Gen2, XAUI, XLAUI, and DisplayPort.
  • Driver Amplifier operating from 24-30 GHz and can be used in wide band application or to drive the high-power amplifier
    • RF Frequency: 24-30 GHz
    • Gain of 13.6 dB
    • Output P1dB of 24.9 dBm
    • Noise Figure of 3 dB
    Block Diagram -- Driver Amplifier operating from 24-30 GHz and can be used in wide band application or to drive the high-power amplifier
×
Semiconductor IP