IP Catalog > Floating-point FFT

Floating-point FFT IP

Filter
Filter
Search (15)
Compare 15 IP from 8 vendors (1 - 10)
  • Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs
    • FFT size: Any size power-of-two or non-power-of-two
    • Dynamic Range: IEEE754 single precision floating point
    Block Diagram -- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs
  • Single precision fixed-size streaming floating-point FFT
    • FFT size: Any size power-of-two or non-power-of-two
    • Dynamic Range: IEEE754 single precision floating point
  • Fixed-size streaming FFT
    • High Throughput: obtained from high clock rates (>500MHz using 65nm technology) and novel algorithms
    • FFT size: Any size power-of-two or non-power-of-two
    • Dynamic Range: combined block floating point and floating point architecture means smaller word lengths can be used for post processing operations such as equalization (~6db/bit).
    • Scalability: array based architecture means higher throughputs are obtained by increasing array size
    Block Diagram -- Fixed-size streaming FFT
  • Variable FFT (run time choice of FFT size)
    • High Throughput: obtained from high clock rates (>500MHz using 65nm technology) and novel algorithms
    • FFT size: any user chosen set of power-of-two or non-power-of-two sizes chosen at run-time (e.g., 128/256/512/1024/2048 points for LTE/WiMax OFDMA)
    • Programmability: Simple control circuitry for matching circuit/application functionality and I/O interface.
    • Dynamic Range: combined block floating point and floating point architecture means smaller word lengths can be used for post-processing operations such as equalization.
    Block Diagram -- Variable FFT (run time choice of FFT size)
  • Tensilica FloatingPoint KQ7/KQ8 DSPs
    • VLIW parallelism issuing multiple concurrent operations per cycle
    • 512-bit and 1024-bit SIMD
    • IEEE 754 vector floating-point (HP, SP, DP)
    • Performance-optimized fused multiply-add (FMA)
  • Tensilica FloatingPoint KP1/KP6 DSPs
    • VLIW parallelism issuing multiple concurrent operations per cycle
    • Xtensa LX Secure Mode
    • 128-bit and 512-bit SIMD
    • IEEE 754 vector floating-point
  • Parallel Butterfly FFT
    • ParaCore Architect parametric-based core provides maximum adaptability and flexibility (see details on the FFT Parameters)
    • Completely proven in many real-world applications
    • Supports any radix-2 length FFT and IFFT transformations
    • Variable length option for runtime per-transform length select
  • Fast Fourier Transform (FFT)
    • AXI4-Stream compliant interfaces.
    • Forward and inverse complex FFT, run time configurable
    • Transform sizes n = 2m, m = 3 - 16
    • Data sample precision bx = 8 - 34
  • World's most powerful baseband processor
    • Designed to meet the demanding requirements of modern 5G networks for extreme multi gigabit, multi carrier and user, and ultra-short latency
    Block Diagram -- World's most powerful baseband processor
×
Semiconductor IP