Altera IP
Filter
Compare
259
IP
from 64 vendors
(1
-
10)
-
Aurora-like 64b/66b @14Gbps for ALTERA Devices
- Full-Duplex operation.
- Simplex operation.
- Up to 14.1Gbps bit rate per lane
-
Aurora-like 8b/10b @3Gbps for ALTERA Devices
- Up to 3.125Gbps bit rate per lane
- Configurable up to 16 transceivers lanes
- 8B/10B encoding
- Native flow control with immediate and completion mode
-
Video Tracking FPGA IP core for Xilinx and Altera
- MAIN PARAMETERS
- High processing speed. One video frame processing time: for rectangle 128x128 pixels – 25 ms; for rectangle 128x64 pixels – 13 ms; for rectangle 64x64 pixels – 6,5 ms.
- Objects tracking from 8x8 pixels to 128x128 pixels and more. Object part tracking.
- Tracking of objects of very low contrast (from 10%) on a complex background in terms of interference.
-
Video Tracking FPGA IP core for Xilinx and Altera
- Tracking up to 80 fps at core clock frequency 300 MHz and object size of 128x128 pixels.
- The IP core implements 1 tracking channel. If sever-al channels are required, several cores need to be used.
-
Video Tracking FPGA IP core for Xilinx and Altera
- Tracking up to 80 fps at core clock frequency 300 MHz and object size of 128x128 pixels
-
NAND flash Controller using Altera PHY Lite
- ONFI 4.x Compliant
- SLC / MLC / TLC
- SDR modes 0 to 5
-
High-Speed JPEG Video Encoder
- Speed and Area-Optimized encoder engine suitable for both still image and real-time video compression.
- 8 bits (byte) Streaming output interface with Backpressure. Easy to connect to the ALSE Ethernet communication engine for example. Output format is 8x8 YUV Blocks (4:2:2).
- Supports any image resolution up to 64k x 64k.
- Suitable for still image and real-time video (streaming).
-
Chacha20-Poly1305 IP for FPGA and ASIC
- Available in 2 versions:
- Fast : High bandwith with low latency and high frequency
- Small : Higher latency but smaller footprint
- Full standard support : Zyxx ChaCha20-Poly1305 supports full specification of the ChaCha20-Poly1305 standard