IP Catalog > 1394b

1394b IP

Filter
Filter

Login required.

Sign in

Search (7)
Compare 7 IP from 2 vendors (1 - 7)
  • 1394b PHY IP Core
    • AS5643 compliant interface
    • Supports S100 / S200 / S400 / S800 / S1600 / S3200 data rates
    • Complete PHY layer implementation
    Block Diagram -- 1394b PHY IP Core
  • 1394B I/O
    • Single-chip solution: The PHY IP can be combined with Link Layer IPs, creating smaller solutions. Additional components can be added to create a System On Chip (SOC) solution.
    • Flexible number of ports: Commercially available PHY chips have a fixed number of ports which for small peripherals is often overkill. On the other hand, host adapter would likely benefit from 3 or more ports and a hub could even have more than that. For a PHY based on FPGA technology, the user can customize the number of ports as required.
    • Optional debug and test features: Optionally the user can include debug and test features like BERT (Bit Error Rate Test) Low level data monitoring and recording
    • Field-upgradable: The used FPGAs are field upgradable thus allowing the addition new features or bug fixes, even if the device is already in the field.
  • 1394b FPGA Link Layer Controller
    • Complete IP solution combining FireLink® Basic and FireGate
    • IEEE-1394-2008 Beta
    • Supports S100-S3200 transfer rates
    • Minimal Footprint
  • Mil1394 AS5643 Link Layer Controller IP Core
    • AS5643 compliant interface with hardware based STOF offload
    • Hardware DMA engines with message label mapped buffers
    • STOF transmitter and receiver hardware functions
    • Supports S100/S200/S400 data rates
    Block Diagram -- Mil1394 AS5643 Link Layer Controller IP Core
  • Mil1394 GP2Lynx Link Layer Controller IP Core
    • AS5643 compliant interface with hardware-based STOF offload
    • Supports S100/S200/S400 data rates
    • Configurable number of GP2Lynx nodes in a single FPGA
    • Legacy microprocessor or AXI host interface available
    Block Diagram -- Mil1394 GP2Lynx Link Layer Controller IP Core
  • Mil1394 OHCI Link Layer Controller IP Core
    • AS5643 compliant interface with hardware based STOF offload
    • Supports S100/S200/S400/S800/S1600/S3200 data rates
    • Configurable number of OHCI nodes in a single FPGA
    • AXI-based host interface for embedded or PCIe based processors
    Block Diagram -- Mil1394 OHCI Link Layer Controller IP Core
  • FireLink IEEE1394b Link Layer Controller
    • IEEE 1394-1995, 1394a-2000 and 1394b-2002 compliant
    • Supports 100, 200, 400, and 800Mbps data transfer rates
    • Supports Legacy and Beta packets RX/TX (depending on the connected PHY)
    • Supports all standard 1394 packet types
×
Semiconductor IP