10Gbps Ethernet IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 30 IP from 16 vendors (1 - 10)
  • Block Diagram -- 10-Gbps Ultra-Low Latency Ethernet MAC and PCS
  • 10Gbps Low Latency Ethernet Solution
    • Implements the full 802.3 specification with preamble/SFD generation, frame padding generation, CRC generation and checking on transmit and receive respectively.
    • Implements 802.3bd specification with ability to generate and recognize PFC pause frames.
    • Implements reconciliation sublayer functionality with start and terminate control characters alignment, error control character and fault sequence insertion and detection.
    • Multiple user interface options for the MAC data path; AXI-4 streaming or Avalon Streaming; 32-bit data path 312.5MHz or 64-bit data path 156.25MHz
  • Ethernet SerDes - 16Gbps and 10Gbps multi-protocol SerDes PHY
    • Wide range of protocols that support networking, HPC, and applications
    • Low-latency, long-reach, and low-power modes
    • Multi-Link PHY—mix protocols within the same macro
    • EyeSurf —non-destructive on-chip oscilloscope
    • Extensive set of isolation, test modes, and loop-backs including APB and JTAG
    • Supports 16-bit, 20-bit, and 32-bit PIPE and non-PIPE interfaces
    • Selectable serial pin polarity reversal for both transmit and receive paths
    Block Diagram -- Ethernet SerDes - 16Gbps and 10Gbps multi-protocol SerDes PHY
  • Ethernet Controller - Configurable MAC solutions for speeds from 10Gbps to 10Mbps
    • High-performance DMA with advanced AXI offloading capabilities and descriptor caching, QoS, and IEEE1588
    • Time-Sensitive Networking/Audio-Video Bridging (TSN/AVB) functionality enables unified Ethernet communication of critical data without traffic congestion in shared networks
    • IEEE 802.3az Energy-Efficient Ethernet (EEE), VLAN, TCP/IP offload, and remote network monitoring (RMON)
    • Multiple client interfaces: AXI, AHB, with optional DMA support
    Block Diagram -- Ethernet Controller - Configurable MAC solutions for speeds from 10Gbps to 10Mbps
  • Simulation VIP for Ethernet up to 800G
    • 800Gbps Interfaces
    • 800Gbps Ethernet interfaces based on Ethernet Technology Consortium supports:
    • 800GMII
    • 800GBase-R Dual-PCS 32 lanes (25Gb/s)
    Block Diagram -- Simulation VIP for Ethernet up to 800G
  • 10Gbps Multi-Protocol PHY IP (+PCIe 3.1)
    • Supports 10G-KR, PCIe 3.1/2.0/1.0, XAUI, Q/SGMII, and Gigabit Ethernet 
    • LC tank PLL with a wide range of reference clock frequencies and SSC 
    • High-performance decision feedback equalization and adaptive CTLE 
    • Serial and parallel loop-back functions 
    • Available in X1 through X10 lane configurations 
    Block Diagram -- 10Gbps Multi-Protocol PHY IP (+PCIe 3.1)
  • Multiport TSN Ethernet Switch
    • The TSN-SW implements a highly flexible, low-latency, multiport TSN Ethernet switch.
    • It supports the hardware functionality for Ethernet bridging according to the IEEE 802.1Q standard and implements the essential TSN timing synchronization and traffic-shaping protocols (i.e. IEEE 802.1AS-2020, 802.1Qav, 802.1Qbv, and 802.1Qbu, 802.1br).
    Block Diagram -- Multiport TSN Ethernet Switch
  • 10-Gigabit Ethernet MAC
    • Supports IEEE 802.3ae and IEEE 802.3x Full Duplex Control
    • Programmable Drop Rx Frame Filter
    • Per frame and default programmable padding and FSC insertion
    • Support for externally generated proprietary control frames
  • 10-Gigabit Ethernet FIFO Memory Interface
    • User-definable memory sizes
    • Signal or multiple word transfers
    • Programmable high and low receive memory level indicators
    • Automatic pause frame handshaking
  • TSN Ethernet Switched Endpoint Controller
    • The TSN-SE implements a configurable controller meant to ease the implementation of switched endpoints for Time Sensitive Net-working (TSN) Ethernet networks.
    • It integrates hardware stacks for timing synchronization (IEEE 802.1AS-2020), traffic shaping (IEEE 802.1Qav and IEEE 802.1Qbv), frame-preemption (IEEE 802.1Qbu and IEEE 802.3br) and a low-latency Ethernet MAC.
    Block Diagram -- TSN Ethernet Switched Endpoint Controller
×
Semiconductor IP