Interlaken IP

Welcome to the ultimate Interlaken IP hub! Explore our vast directory of Interlaken IP
All offers in Interlaken IP
Filter
Filter
Compare 11 Interlaken IP from 6 vendors (1 - 10)
  • Interlaken Controller
    • MAC layer with fast AMBA CXS interface
    • PCS layer highly configurable
    • 64B/67B encoding/decoding supported
    Block Diagram -- Interlaken Controller
  • Interlaken-PHY
    • Fully compliant with Interlaken Protocol v.12 Framing Layer specification
    • Any number of physical lanes supported
    • Channel bonding handled by core
    Block Diagram -- Interlaken-PHY
  • Interlaken Communication Controller
    • Up to 8 lanes and each lane operating at data rates up to 6.25 Gbs
    • Link resiliency with support for operation with fewer lanes
    • Support for up to 256 channels
    • Implements out-of-band and in-band flow control
    Block Diagram -- Interlaken Communication Controller
  • Interlaken IP
    • Compliant with Interlaken protocol specification v1.2
    • Interlaken look as side protocol 1.1
    • Interlaken retransmission extension specification 1.2
    • Interlaken Reed-Solomon Forward Error Correction Extension 1.1
  • Interlaken, 40G, 8 Lanes
    • Local serial loop-back from transmitter to receiver at serial transceiver for self test
  • Interlaken, 150G, 24 Lanes
    • Receiver-link fault status detection
  • Interlaken, 100G, 20 Lanes
    • Separate transmitter (TX) and receiver (RX) serial transceiver PLL reference clock inputs to allow optional external Sync-E jitter cleaner PLL to feed the cleaned clock to TX PLL reference clock input
  • Interlaken, 50G for 28nm devices
    • High-performance internal system interfaces
  • Interlaken, 100G for 28nm devices
    • Synchronous Ethernet (Sync-E) option
  • Interlaken Core
    • Support for up to 600 Gbps of throughput
    • Data striping and de-striping across 1 to 24 lanes
    • Programmable BurstMax, BurstMin, BurstShort and MetaFrameSize parameters
    • Support for Synchronization, Scrambler State, Diagnostic, and Skip Word Block Types
×
Semiconductor IP