Deskew PLL IP for TSMC
Welcome to the ultimate Deskew PLL IP for TSMC hub! Explore our vast directory of Deskew PLL IP for TSMC
All offers in
Deskew PLL IP
for TSMC
Filter
Compare
192
Deskew PLL IP
for TSMC
from 4 vendors
(1
-
10)
-
Wide-Range Low-Area Digital PLL in TSMC 28HPM
- TSMC 28HPM
- Wide Range: 40kHz to 4 GHz
- Size: <0.0mm2
-
Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- Process portable
- Proven (65nm to 3nm)
- Full SCAN testable
- Core voltage supply
-
TSMC CLN6FFLVT 6nm Deskew PLL - 300MHz-1500MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN6FFLVT 6nm Deskew PLL - 600MHz-3000MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN6FFLVT 6nm Deskew PLL - 1200MHz-6000MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN6FF 6nm Deskew PLL - 200MHz-1000MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN6FF 6nm Deskew PLL - 400MHz-2000MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN6FF 6nm Deskew PLL - 800MHz-4000MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN5PLVT 5nm Deskew PLL - 300MHz-1500MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
TSMC CLN5PLVT 5nm Deskew PLL - 600MHz-3000MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.