These IPs are targeted at applications requiring high speed, high bandwidth, low-power consumption, and low-latency interfaces.
XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI
Overview
Key Features
- Low Power Chip-to-Chip SERDES
- From 10Gb/s to 11Gb/s
- Technology: 28FDSOI 8ML & 10ML
- Platform: 1 Data Slice and 1 Clock Slices
- RX: AC or DC coupling with low-power CTLE
- TX: Power-optimized resistive bridge driver
- Optimized for Low Power Chip-to-Chip SERDES Applications
Benefits
- Ultra low voltage operation
- Optimized for low power Chip to Chip SERDES Applications
Block Diagram
Applications
- IOT
- Wearables
Technical Specifications
Foundry, Node
ST 28FDSOI
Maturity
In Production
Availability
Immediate
Related IPs
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- HDMI 2.0 Tx PHY & Controller IP, Silicon Proven in ST 28FDSOI
- ONFI 4.1 PHY IP (Silicon Proven in TSMC 12FFC)
- MIPHY Consumer SerDes IP, Silicon Proven in ST 28FDSOI
- ONFi PHY 4.0 (FPHY+MDLL+SDLL Regulator) (Silicon Proven in TSMC 28HPC+)
- PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 12SF+/SF++