Video Processor and Deinterlacer with Line-Doubled Output
Overview
The VPC-1 is a high quality motion adaptive deinterlacer and video processor with line-doubled output. Additional functions include motion adaptive noise reduction, low angle directional interpolation and film cadence detection (supports multiple cadences including 3:2, 2:2 and others). When combined with Crucial IP's VSC-1 scaler core, the VPC-1 can be used to provide complete up/down/cross conversion. Verilog source code, Verilog test bench and bit-accurate C models are available as part of the license.
Key Features
- General
- The following input formats are supported: 480i, 576i, 480p, 576p, 720p, 1080i, 1080p and other custom formats
- Line-doubled output (interlaced sources)
- 8/10/12-bit 4:2:2 or 4:4:4 processing
- Low latency algorithm avoids lip sync problems (latency can be set to 0, 1 or 2 fields plus approximately 20 lines)
- Deinterlacing
- High quality motion adaptive deinterlacer
- Excellent stability in presence of noise and at onset of motion
- Low angle directional interpolation
- Eliminates jaggies on moving diagonal edges, even those at angles close to the horizontal
- Film detection
- Robust detection and processing of multiple cadences including 3:2, 2:2, 2:2:2:4, 2:3:3:2, 3:2:3:2:2, 5:5, 6:4 and 8:7
- Bad edit detection with no incorrectly displayed frames under normal conditions
- Noise reduction
- Motion adaptive temporal noise reduction reduces Gaussian noise without loss of spatial resolution
- Works with progressive sources
- Compatibility
- Support for both Xilinx and Altera devices
Deliverables
- Synthesizable Verilog RTL source code
- Verilog testbench
- Bit-accurate C model
- Verification test suite
- Product documentation
- Integration guidelines
- Integration support
Technical Specifications
Availability
Now
Related IPs
- ARC HS47D 32-bit, dual-issue processor core, ARCv2DSP ISA, with 100+ DSP instructions and I&D cache
- ARC HS57D 32-bit, dual-issue processor core and interconnect, ARCv3DSP ISA, with I&D cache
- ARC EM11D Enhanced 32-bit processor core, ARCv2DSP ISA with Cache and XY Memory
- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
- Motion-adaptive Video Deinterlacer
- Multi-format Video Deinterlacer