Video Interlacer
Overview
Easy to use video interlacer IP Core converts all digital progressive video formats to interlaced equivalents. The design is fully programmable, allowing any input video resolution to be supported. Video frames are converted to into sequential odd and even interlaced fields.
Key Features
- Supports any interlaced format
- 24-bit RGB or YCbCr video in/out
- Support for video resolutions of 4K and above
- Fully pipelined architecture with simple flow-control
- Self-flushing design operates like a simple FIFO
- One frame in generates one interlaced field out
- Output rate is one pixel per clock
- Supports 300 MHz+ operation on basic FPGA devices
Benefits
- Technology independent soft IP Core
- Suitable for FPGA, SoC and ASIC
- Supplied as human-readable source code
- One-time license fee with unlimited use
- Field tested and market proven
- Any custom modification on request
Block Diagram
Applications
- Video solutions for flat panel displays, portable devices, video consoles, video format converters, set-top boxes, digital TV etc.
Deliverables
- VHDL source-code (or Verilog on request)
- Simulation test bench
- Examples and scripts
- Full pdf datasheet
- One-to-one technical support
- One years warranty and maintenance
Technical Specifications
Foundry, Node
All
Related IPs
- JPEG 2000 Encoder - Up to 16-bit per Component Lossy & Numerically Lossless Image & Video Compression
- Baseline JPEG Codec with optional Constant Bitrate Motion JPEG Video Rate Control
- Lossless JPEG Encoder - Up to 16-bit per Component Numerically Lossless Image & Video Compression
- Digital Video Broadcast - Asynchronous Serial Interface
- Video LVDS SerDes Transmitter-Receiver IP Core
- Full HD/UHD video and vision integrated platform solution