USB BCK Technology in TSMC (22nm, 40nm, 55nm, 65nm, 110nm)
Overview
In USB product series, M31 not only provides customers with a standard USB PHY solution, but also offers a unique BCK(Built-in Clock) function that eliminates the need for an external crystal oscillator. During USB data transfer, the IP performs a background calibration to ensure frequency accuracy. The USB IP with BCK complies with the USB-IF specification and has the same electrical performance as the standard USB IP.
Key Features
- Smallest USB 3.2 Gen1x1 BCK PHY IP worldwide (e.g. IP size @40nm <0.36mm²)
- Fully compliant with Universal Serial Bus USB 3.2 Gen1x1, 2.0, and 1.1 electrical specifications
- Supports clock outputs from the internal BCK module
- Real-time calibrations to ensure frequency accuracy
- Data UI (unit interval) is well-controlled within ±500ppm during data transfer
- Concise and explicit design structure to ease the IP integration
Technical Specifications
Foundry, Node
TSMC 22nm, 40nm, 55nm, 65nm, 110nm
SMIC
Silicon Proven:
40nm
LL
,
55nm
LL
,
110nm
G
Samsung
Silicon Proven:
65nm
LP
TSMC
Silicon Proven:
22nm
,
28nm
HPCP
,
40nm
LP
,
55nm
LP
,
55nm
ULP
,
55nm
ULPEF
,
110nm
G
UMC
Silicon Proven:
40nm
LP
Related IPs
- NVM OTP in TSMC (180nm, 152nm, 130nm, 110nm, 90nm, 65nm, 55nm, 40nm, 28nm, 22nm, 16nm, 12nm, N7, N6, N5, N4P)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- USB 3.0 PHY in GF (65nm, 55nm, 40nm, 28nm)
- USB 3.0 PHY in SMIC (110nm, 65nm, 40nm)
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- NVM OTP in SMIC (110nm, 65nm, 55nm, 40nm)