UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler
Overview
UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler
Technical Specifications
Foundry, Node
UMC 40nm
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- UMC 40nm LP Logic Process one-port register file for area optimize with LVT peripheral
- UMC 40nm low power process standard synchronous one port register file SRAM memory compiler with LVT peripheral.
- UMC 40nm LP Logic Process Two-Port Register File with LVT Peripheral Memory Compiler