UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell
Overview
UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell
Technical Specifications
Short description
UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell
Vendor
Vendor Name
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
- 40LP PG SP-SRAM LVT Peripheral with Row redundancy for 213 cell
- Low Power BandGap Reference with chopper on SMIC 40nm
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Specialty I2C IO IP, UMC 40nm LP process
- HMAC-SHA256 Secure Core - Hardware Accelerator for SHA-2 and HMAC with Low Latency SCA/FI Protection