Ultra-low power RISC-V microcontroller CPU
Key Features
- High efficient instruction execution pipeline
- Short pipeline design for low-power applications; class leading performance.
- Ultra-low power, high energy efficiency
- Extensive clock gating and low-power microarchitecture designs, multiple sleep modes, and data gating.
- flexible custom instructions
- With domain specific architecture, we optimize customer silicon PPA with agile development of RISC-V custom instruction set.
Technical Specifications
Related IPs
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- RISC-V Processor - RV12 - 32/64 bit, Single Core CPU
- Ultra Compact 32-bit RISC-V CPU Core
- Ultra-low power processor with RISC-V architecture possessing secure execution capability
- 64-bit CPU with RISC-V Vector Extension
- 64-bit RISC-V microcontroller. Small core for 64-bit applications.