ND6001 is intended for use in passive UHF transponder applications. IC derives its operating power from an RF electromagnetic field generated by a reader, which is received and rectified by the chip. The chip sends the answer back to the reader using a backscatter modulation technique. ND6001 chip provides a fast and flexible anti-collision protocol based on internal random number generator according to EPC standard. ND6001 supports all EPC C1G2 mandatory commands. The chip contains an embedded 3.6Kbit EEPROM organized in 4 banks.
UHF RFID tag IC with 3.6kBit EEPROM and -19.5dBm sensitivity
Overview
Key Features
- GF Embedded EEPROM 130 nm
- Read sensitivity -19.5 dBm
- Write sensitivity -17 dBm
- Impedance 20-j300 Ohm @915 MHz
- Operating frequency 860 - 960 MHz
- EPC Class 1 Generation 2 compliant
- 3.6 kbit memory organized in 4 banks: EPC, TID, RESERVED and USER
Block Diagram
Applications
- Protection of goods against counterfeiting
- Supply chain management and logistics
- Airline baggage handling
- Mail and parcel delivery
- Automobile billing systems
- Asset tagging
Deliverables
- Datasheet
- Layout view (GDSII)
- Characterization report
- Behavioral model
- SPICE netlist (.cdl)
- Integration support
Technical Specifications
Foundry, Node
GF Embedded EEPROM 130 nm
Maturity
Silicon proven
Availability
Now
SMIC
Silicon Proven:
180nm
EEPROM
Related IPs
- UHF RFID tag IC with cryptographic authentication and -15 dBm sensitivity
- RSA/ECC Public Key Accelerators with TRNG and AHB
- Programmable Root of Trust with Quantum Safe Cryptography acceleration and DPA-resistant & FIA-protected cryptographic accelerators
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- 24-bit Cap-less ADC 106 dB SNR with ASRC and phase alignement 6 channels
- AES Authenticated Encryption Accelerator with DPA or with DPA and FIA