IP Catalog > Memory & Libraries IP > I/O Library IP > General-Purpose I/O (GPIO) IP > TSMC 5nm (N5) 1.2V/1.8V/2.5V GPIO Libraries

TSMC 5nm (N5) 1.2V/1.8V/2.5V GPIO Libraries

Overview

Synopsys’ General-Purpose I/O (GPIO) Library IP provides designers with the input/output operation, functionality, and reliability required for their SoCs targeting mobile, automotive, and high-performance computing (HPC) applications. The IP is silicon-proven and available in several foundries and process technologies from 3nm to 22nm.

Synopsys GPIO library is designed to support multiple voltages; it offers a complete set of support cells (supply, corner spacers, diode breakers, terminators) required to create complete I/O pad rings for system-on-chips (SoCs). The library is compatible with flip-chip packaging. The GPIO driver pad incorporates the Schmitt-Trigger function, programmable drive strength, and pull-up/down resistors, with robust HBM and CDM ESD protection. Synopsys’ broad GPIO IP offering helps achieve your SoC design’s critical power, performance, and area (PPA) requirements, delivering low-risk solutions in a fast time-to-market.

Key Features

  • Supports 1.8V/2.5V/3.3V mixed-voltage-tolerant/failsafe output buffer
  • Fully programmable output driver strengths, input Schmitt trigger, and output slew rate
  • Supports circuit-under-pad (CUP), non-CUP-inline and staggered-bond pad placement
  • Supports retention and bus-keeper feature
  • Operating speed in excess of 250MHz
  • Robust ESD (up to 7A CDM, 2KV HVM) and latch-up protection circuitry
  • Automotive G1/G2 supported, ASIL-B certified
  • Silicon-validated IP
  • Available in multiple foundries and a wide range of technology nodes

Technical Specifications

Foundry, Node
TSMC 5nm - FF
Availability
Contact the Vendor
TSMC
Pre-Silicon: 5nm
Request Info

Related IPs

×
Semiconductor IP