TSMC 3nm (N3E) 1.5V LVDS
Overview
Synopsys Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for data transmission. A few typical LVDS I/O applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES. Synopsys LVDS I/O library is used to build an LVDS-based interface for high-speed interconnect applications. This library is designed to optimize I/O performance with a core voltage of 0.75 V and supports an I/O supply voltage of 1.2V/1.5 V. The library contains a transmitter, a receiver, and a bandgap reference circuit that is used to supply the current reference for the transmitter/receiver. The LVDS I/O library is compatible with the IEEE standard 1596.3-1996 and TIA/EIA - 644 -A
Key Features
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
- Silicon validated IP
- Automotive G1/G2 supported, ASIL-B certified
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Technical Specifications
Foundry, Node
TSMC 3nm - EFF
Availability
Contact the Vendor
TSMC
Pre-Silicon:
3nm
Related IPs
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries
- TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries, multiple metalstacks
- TSMC 3nm (N3E) 1.2V/1.8V GPIO Libraries
- TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries
- TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries, multiple metalstacks