Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.13um HS/FSG process
Overview
UMC 0.13um HS/FSG Logic process high density Core Cell Library.
Technical Specifications
Foundry, Node
UMC 130nm HS/FSG
UMC
Pre-Silicon:
130nm
Related IPs
- SMIC 0.13um General Process, 1.2V/2.5V Standard Cell Library
- SMIC 0.13um High Vt Process, 1.2V/2.5V standard cell Library
- Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm SP process
- Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm SP process
- Standard Cell PowerSlash(TM) Library IP, 7 tracks, UMC 0.11um HS/FSG process
- Standard Cell (MiniLib) Library IP, 7 tracks, HJTC 0.18um eFlash/G2 process