Standard Cell (Generic) Library IP, RVT, 10 tracks, UMC 90nm SP process
Overview
UMC 90nm SP/RVT Low-K Logic process high speed standard Core Cell Library.
Technical Specifications
Short description
Standard Cell (Generic) Library IP, RVT, 10 tracks, UMC 90nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm SP process
- Standard Cell PowerSlash(TM) Library IP, RVT, 7 tracks, UMC 55nm SP process
- SMIC 0.13um Generic UHD RVT_x005F_x000D_ Logic standard cell library.
- CSMC 0.13um 9track Standard Cell Library, 1.2v operating voltage
- CSMC 0.13um 3.3V Standard Cell Library, 3.3v operating voltage