Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 40nm LP process
Overview
UMC 40nm LP/LVT Low-K Logic process high performance 12-Track Metal1 Start ECO Core Cell Library.
Technical Specifications
Short description
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 40nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- CSMC 0.13um 9track LVT Standard Cell Library, 1.2v operating voltage
- Standard Cell (Ultra High Speed) Library IP, LVT, 12 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 40nm LP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 55nm LP process
- Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 40nm LP process