Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 55nm LP process
Overview
UMC 55nm LP/LVT Low-K Logic process 12-Track POWERSLASH Core Cell Library.
Technical Specifications
Foundry, Node
UMC 55nm LP
UMC
Pre-Silicon:
55nm
Related IPs
- Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 12 tracks, UMC 40nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 55nm LP process
- Standard Cell (Ultra High Speed) Library IP, LVT, 12 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, LVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 28nm HLP process