Specialty OSC IO IP, UMC 40nm LP process
Overview
UMC 40nm LP/RVT Low-K Logic process True 3.3V Low Power Low frequency OSC IO Cell Library.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Specialty OSC IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
- Specialty OSC IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
- Specialty OSC IO IP, BOAC (Bonding Over Active Circuit), UMC 90nm SP process
- Specialty OSC IO IP, UMC 0.13um HS/FSG process
- Specialty OSC IO IP, UMC 0.13um HS/FSG process