Specialty Analog ESD IO IP, UMC 28nm HLP process
Overview
UMC 28nm HLP Logic process, 3.3V Analog ESD IO Cell Library.
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- Single Port SRAM Compiler IP, UMC 65nm SP process
- IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process