Specialty Analog ESD IO IP, UMC 28nm HLP process
Overview
UMC 28nm HLP Logic process, 3.3V Analog ESD IO Cell Library.
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
- Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um LL process