SMIC 65nm LL Standard analog IO

Key Features

  • Standard analog IO;
  • Cell Size (Width * height) 55um * 80um;
  • Work voltage: 1.2V or 3.3V analog input/output;
  • SMIC 55nm Logic Salicide 1.2/2.5V Low Leakage Process and SMIC 55nm Mixed Signal and RF Salicide 1.2V/2.5V low leakage Process;
  • Suitable for 6, 7, 8 and 9 layers application (single top metal);
  • Suitable for 6, 7, 8, 9 and 10 layers application (double top metal);

Technical Specifications

Foundry, Node
SMIC 65nm LL
Maturity
Silicon Proven
SMIC
Silicon Proven: 65nm LL
×
Semiconductor IP