SMIC 65nm LL Standard analog IO
Key Features
- Standard analog IO;
- Cell Size (Width * height) 55um * 80um;
- Work voltage: 1.2V or 3.3V analog input/output;
- SMIC 55nm Logic Salicide 1.2/2.5V Low Leakage Process and SMIC 55nm Mixed Signal and RF Salicide 1.2V/2.5V low leakage Process;
- Suitable for 6, 7, 8 and 9 layers application (single top metal);
- Suitable for 6, 7, 8, 9 and 10 layers application (double top metal);
Technical Specifications
Short description
SMIC 65nm LL Standard analog IO
Vendor
Vendor Name
Foundry, Node
SMIC 65nm LL
Maturity
Silicon Proven
SMIC
Silicon Proven:
65nm
LL
Related IPs
- SMIC 65nm LL 3.3V-2.5/1.2V Power Regulator
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- Single Wire Protocol (SWP) Master Analog Front End (AFE) compliant with the ETSI 102.613 standard
- Single Wire Protocol (SWP) Slave Analog Front End (AFE) compliant with the ETSI 102.613 standard
- 2.5V GPIO with 2Gbps LVDS RX TX and Analog Cell in GlobalFoundries 65nm LPe
- Wirebond Digital and Analog Library in TSMC 65nm