SMIC 0.18um PLL

Overview

Analog PLL suitable for high speed clock generation. High speed VCO can run from 300MHz to 600MHz. Set different value of DM(4:0) and DN(6:0) according to the different REFIN, CLKO will be locked at the set times of input frequency.

Key Features

  • Process: SMIC 0.18um 1P4M CMOS process
  • Supply voltage: 1.8v
  • Current: <8mA
  • Reference Divider: 5bits, M=1~32
  • Feedback Divider: 7bits, N=8~128
  • VCO frequency: 300MHz~600MHz
  • Operating temperature: -40°C ~ +25°C ~ +85°C
  • Core Area: 421um x 245um
  • More details, pleas go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/en/contactus.asp

Deliverables

  • Databook in electronic format
  • Verilog models and Synopsys synthesis models
  • Candence Silicon Ensenble Abstracts (LEF), Avanti! Apollo data, GDS II
  • LVS netlist

Technical Specifications

Foundry, Node
SMIC 0.18um
Maturity
GDS Ready
Availability
Now
SMIC
Pre-Silicon: 180nm EEPROM , 180nm G , 180nm LL
×
Semiconductor IP