SMIC 0.15um IO Library
Key Features
- SMIC 0.15um Logic 1P7M Salicide 1.5V/3.3V Process.
- 3.3V I/O, 1.5V Core, 5V Tolerant.
- Both Inline and Stagger Compatible IO Pads.
- Configurable Input-Output and Skew Rate Control.
- Robust ESD (>2000V) and Latch-up Immunity (+/-200 mA).
- Competitive Pad Pitch and Height.
Technical Specifications
Foundry, Node
SMIC 0.15um
Maturity
Silicon Proven
Availability
Now
SMIC
Pre-Silicon:
150nm
G
,
150nm
LV
Related IPs
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- I/O LIbrary
- I3C I/O Library
- ECO Library IPs at SMIC 40LL Process
- ECO Library IPs at SMIC 40ULP Process
- LPKT Library IPs at SMIC 40ULP Process