SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Overview
M31 Serdes PHY IP provides high-performance, multi-lane capability and low power architecture for the high-bandwidth applications. The Serdes IP supports data rates from 1.25G to 10.3125Gbps including XFI, SFI, 10GBASE-KR, CEI, XAUI, USXGMII, QSGMII, and SGMII. With the supports for both TX and RX equalization techniques, the Serdes IP is designed to meet the requirements for different channel conditions.
Key Features
- Supports 1.25G to 10.3125Gbps data rates and compact die area
- Supports up to 25dB channel loss@ 5.15625GHz
- Supports RX loss-of-signal detection
- Supports X1, X2 and X4 lanes
- Accessible register controls allow user specific optimization of critical parameters (e.g., TXPLL bandwidth, TX de-emphasis level, CDR bandwidth, and EQ strength)
- Supports both FOM for Link-EQ Training
- Supports robust BIST functions for mass production testing
- Support Wire-Bond and Flip-Chip packages
- Support robust BIST functions for mass production tests
- Support Wire-Bond and Flip-Chip packages
- Available in 28nm and 16nm/12nm process nodes
Technical Specifications
Foundry, Node
7nm. 16nm/12nm process nodes, 28nm
TSMC
Pre-Silicon:
7nm
Silicon Proven: 7nm , 12nm , 16nm , 28nm HPCP
Silicon Proven: 7nm , 12nm , 16nm , 28nm HPCP
Related IPs
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- UCIe-S PHY for Standard Package (x16) in TSMC N3E, North/South Orientation
- PCIe 2.0 PHY in GF (40nm, 28nm, 22nm, 12nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)