The SM3 hash algorithm is a cryptographic hash function designed by the Chinese Commercial Cryptography Administration Office (CCCAO) in order to propose new standards for digital signature generation. There is a large range of other applications using this algorithm as key derivation functions (KDFs) and random bit/number generation.
The SM3 algorithm is very close to the FIPS SHA-256 algorithm. For this reason, the IP also implements a SHA-256 algorithm.
Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator
Overview
Key Features
- AMBA interface
- Compliant with GM/T 0004-2012 and GB/T 32905-2016
- Tunable performance (area and performance) - From low area to high-performance
- Compliant with HMAC function
- Optional: automatic padding
- Can be implemented with SHA2 functions
Benefits
- Easy to integrate
- Tunable solution
- Fully digital
- AMBA interface
- Strong technical support
Applications
- Automotive
- IoT
- eHealth
- Defense
- Payments
- Servers
- Smart Grid
- Identity
- Media & Entertainment
- Memory & Storage
- Consumer Electronics
- Edge & Cloud
- Trusted Computing
- AI
- Printer
- Industry
Deliverables
- Technical specifications document including User manual, Integration guideline, Test Plan
- VHDL RTL code
- VHDL testbench and scripts for simulation
- RTL of the AMBA wrapper
- SW driver
- Support for integration
Technical Specifications
Maturity
Silicon Proven
Related IPs
- Secure-IC's Securyzr™ Tunable Hash (SHA1-SHA2) Hardware accelerator
- Secure-IC's Securyzr™ Tunable Hash (SHA3) Hardware accelerator
- Secure-IC's Securyzr™ Tunable SM4 Hardware accelerator with SCA protections
- Secure-IC's Securyzr(TM) TLS Handshake Hardware Accelerator
- Secure-IC's Securyzr(TM) Blockchain Hardware Accelerator
- Secure-IC's Securyzr™ Tunable AES (ECB, CBC, CTR, XTS, CCM, GCM) accelerator - optional SCA protection