Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process G/LV
Overview
Memory Compilers
Technical Specifications
Short description
Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process G/LV
Vendor
Vendor Name
Foundry, Node
TSMC 130nm
Maturity
Avaiable
TSMC
Pre-Silicon:
130nm
,
130nm
BCD
,
130nm
BCD+
,
130nm
G
,
130nm
LP
,
130nm
LV
,
130nm
LVOD
Related IPs
- MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, supports process G/LV
- Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, write assist, supports process FF/P
- MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, write assist, supports process FF
- MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, write assist, supports process FF
- MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, write assist, supports process FF/FF+
- MultiBank Single Port SRAM Compiler with Row/Column Redundancy Option, with Low Leak support, short and long channel, inputs isolation, dual-rails, register scan, write assist, supports process FFC/FFC+