The E2 Series is highly optimized for area and power while still offering class-leading performance. Targeted for microcontroller and embedded devices, the E2 Core can be configured to be as small as 13.5k gates with an efficient 2-stage pipeline or configured for higher performance with a 3-stage pipeline, hardware floating-point, instruction cache, and more.
With SiFive Core Designer, the E2 Series can be fully customized to meet your specific requirements.
Power & area optimized: 2–3-stage, single-issue pipeline, as small as 13.5k gates
Overview
Key Features
- Configurable core performance
- Single precision Floating Point Unit
- Custom memory map and ports
- Optional Tightly Integrated Memory (TIM)
- RV32E support with the smallest core configuration as small as 13.5k gates and is .005mm2 in 28nm
- SiFive Insight Advanced Trace and Debug
Applications
- MEMS Sensors
- Power managment
- Digital motor control
- Low-power MCUs
- Health wearable monitors
- Environmental monitors
Deliverables
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Technical Specifications
Maturity
Now
Related IPs
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Low-noise optimized for sensitive application such as RF or PLL blocks
- Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference
- Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference