The high-performance PGA is highly integrable with our 32b & 24b ADC IP and hence can be combined to form a programmable gain Analog front end for precision application. The high-performance PGA can be programmed to have a gain of 1, 2, 4, 8, 16, 32, 64. The PGA consists of two stages. The analog input range is ±2.5/gain
PGA for 32b Analog Front End for Seismic Precision application in 180nm
Overview
Key Features
- Programmed to have a gain of 1, 2, 4, 8, 16, 32, 64
- Suitable for forming complete AFE by combining with Vervesemi 32b ADC
- Power Supply:
- ANALOG (AVDD) = Unipolar(5V) or Bipolar(±2.5V)
- DIGITAL (DVDD) = 1.8V to 3.6 V
- -40C to 125C operating temperature range
- Technology: TSMC 180nm
Benefits
- High-performance PGA
Applications
- Industrial Process Control
- Scientific Instrumentation
- Medical
Deliverables
- Datasheet
- Hard Macro (GDSII)
- Characterisation Report (as applicable)
- Abstract View (LEF)
- Integration and Customer Support
Technical Specifications
Foundry, Node
180nm
Maturity
Silicon validated
Availability
June 2019
Related IPs
- 32-bit sigma delta digital-to-analog converter for seismic & precision application in TSMC 180nm
- 32 bit 8Ksps sigma delta ADC for Seismic Precision application in TSMC 180nm
- 24-bit 128Ksps Analog front end (AFE) having sigma delta ADC for Energy Metering application
- Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RHX-100 dual-issue, 32-bit single-core RISC-V processor for real-time applications