Parameterizable ROM Built In Self Test Controller
Key Features
- Fully static, synthesizable ROM BIST
- ROM Structure independent CRC Algorithms
- Master Slave, simultaneous multiple ROM Test
- Optional transparent Bypass Mode (hidden ROM test during scan test)
- Optional Zero Output
- BIST Logic Scan testable
- JTAG controllable
Technical Specifications
Availability
Now
Related IPs
- Parameterizable RAM Built In Self Test
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- UFS Controller - Verifies compliance and performance of UFS interfaces in SoCs
- NVMe Gen 5 Controller - Ensures efficient, high-speed data transfer and error-free operation in storage systems
- PCIe Controller Testbench
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect