Parameterizable ROM Built In Self Test Controller

Key Features

• Fully static, synthesizable ROM BIST
• ROM Structure independent CRC Algorithms
• Master Slave, simultaneous multiple ROM Test
• Optional transparent Bypass Mode (hidden ROM test during scan test)
• Optional Zero Output
• BIST Logic Scan testable
• JTAG controllable

Technical Specifications