OpenCores Wishbone B3 Verification IP provides an smart way to verify the OpenCores Wishbone B3 component of a SOC or a ASIC. The SmartDV's OpenCores Wishbone B3 Verification IP is fully compliant with standard OpenCores Wishbone B3 Specification and provides the following features.
OpenCores Wishbone B3 Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
OpenCores Wishbone B3 Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.