The MXL-DPHY-DSI-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY v1.1.
The IP is configured as a MIPI Slave optimized for DSI (Display Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
MIPI D-PHY DSI RX (Receiver) for Automotive in GlobalFoundries 55HV
Overview
Key Features
- Consists of 1 Clock lane and up to 4 Data lanes
- Supports MIPI Alliance Specification for D-PHY Version 1.1
- Supports both high speed and low-power modes
- 80 Mbps to 1.5 Gbps data rate in high speed mode
- 10 Mbps data rate in low-power mode
- High Speed Deserializers included
- Low power dissipation
- Testability support
- Optional resistance termination calibrator
Benefits
- Area and performance optimized for DSI RX.
Block Diagram
Applications
- Mobile
- Displays
- IoT
- VR/AR/MR
- Consumer electronics
- Automotive
Deliverables
- Specifications
- GDSII
- LVS netlist
- LEF file
- IBIS Model
- Verilog Model
- Timing Model
- Integration Guidelines
- RTL
- Documentation
- One year support
Technical Specifications
Foundry, Node
GlobalFoundries, 55HV
Maturity
Upon Request
Availability
Now
GLOBALFOUNDRIES
Pre-Silicon:
55nm
Related IPs
- MIPI DPHY v1.2 RX 2 Lanes - TSMC 16FFC 1.8V, North/South Poly Orientation for Automotive ASIL B Random, AEC-Q100 Grade 2
- MIPI D-PHY Rx 4 Lanes - TSMC 16FFC18, North/South Poly Orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
- MIPI D-PHY Rx 4 Lanes - TSMC 7FF18, North/South Poly Orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
- MIPI D-PHY TX & RX + DSI & CSI Controllers
- MIPI D-PHY/LVDS Combo CSI-2 RX (Receiver) in TSMC 28HPC+
- MIPI C/D Combo PHY RX - GlobalFoundries 22FDX