Synopsys’ IP D-PHY IP enables high-performance, low-power interface to SoCs, application processors, baseband processors, and peripheral devices for mobile, automotive, artificial intelligence (AI), and IoT applications. The PHY, for mainstream and FinFET processes, is compliant with the D-PHY specification, operating at 10Gb/s aggregate data rate in 4 lanes. Supporting low-power state modes allows the IP to deliver low-power consumption at the maximum speed to address energy requirements of battery-operated devices. The Synopsys
D-PHY IP interoperates with Synopsys’ CSI-2 and DSI/DSI-2 controllers which support key features of the latest MIPI display and camera specifications. The Synopsys MIPI D-PHY IP is ASIL B Ready ISO 26262 certified, meeting the stringent requirements of automotive ADAS and Infotainment applications.
MIPI D-PHY Bidirectional 2 Lanes in TSMC (40nm, 28nm, 16nm)
Overview
Key Features
- Compliant with the MIPI D-PHY specification
- Fully verified hard macro
- Up to 2.5 Gb/s per lane
- Aggregate throughput up to 10 Gb/s in 4 data lanes
- Support for the PHY Protocol Interface (PPI)
- Low-power escape modes and ultra- low-power modes
- Shutdown mode
- SCAN and Loopback BIST modes
- Extensive access to internal programmability registers
Benefits
- Compliant with the MIPI D-PHY specification, v1.2
- Fully integrated hard macro
- Up to 2.5 Gbps per lane
- Aggregate throughput up to 10 Gbps in 4 data lanes
- Supports PHY Protocol Interface (PPI)
- Low-power escape modes and ultra low- power state modes
- Shutdown mode
- SCAN and loopback BIST modes
- Extensive access to internal programmability registers
- Master, slave, TX- and RX-only configurations
- Attachable PLL for master applications
- Flexible input clock reference
- 50% DDR output clock duty cycle
- Silicon-proven, robust design available in advanced process technologies
- ASIL B Ready ISO 26262 certified for Grade 1 and Grade 2 automotive design
Applications
- CSI-2 Host
- DSI Host
- CSI-2 Device
- DSI Device
Deliverables
- Databook
- Behavioral model
- LEF file
- .LIB file
- GDSII Layout Database
Technical Specifications
Foundry, Node
TSMC 40nm, 28nm, 16nm - LP, ULP, ULPeFlash, HPC, FF+LL
Maturity
Available on request
Availability
Available
TSMC
Pre-Silicon:
16nm
,
28nm
Related IPs
- MIPI D-PHY Rx-Only 2 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
- MIPI D-PHY Bidirectional 4 Lanes in TSMC (40nm, 28nm, 16nm)
- MIPI D-PHY Rx-Only 4 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
- MIPI D-PHY Tx-Only 2 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
- MIPI D-PHY Bidirectional 2 Lanes in GF (40nm, 28nm, 22nm)
- MIPI D-PHY Tx-Only 2 Lanes in TSMC (16nm) for Automotive