MIL-STD-1553B is a military specification for a Digital Time Division Command/Response Data Bus, featuring half-duplex, Manchester II encoding. A main bus controller (BC) manages communication, while remote terminals (RTs) respond. It defines terminal operations, word structure, messaging protocol, and electrical characteristics.
MIL1553B IP Core
Overview
Key Features
- High bit error reliability
- Dual redundancy : Two buses supported
- BC, RT and BM Modes are supported.
- Manchester II encoding
- Parity & Gap generators & checkers for high data integrity
- AXI4 Compatibility for user interface
- IP portable to any available standard FPGA
- 1 Megabit per sec (Mbps) transfer rate
Block Diagram
Technical Specifications
Related IPs
- MD5 IP Core Message Digest Function
- AES Encryption & Decryption IP Core − Single Configurable Block Cipher Mode
- GCM-AES IP Core − Authenticated Encryption & Decryption
- High Performance Embedded Host NVMe IP Core
- AES Encryption & Decryption IP Core − Programmable Block Cipher Modes
- NVMe IP core -- Directly connect PCIe SSD without external memory