MIL-STD-1553B defines specifications for terminal device operation and coupling, word structure and format, messaging protocol and electrical characteristics.
MIL1553B IP Core
Overview
Key Features
- High bit error reliability
- Dual redundancy : Two buses supported
- BC, RT and BM Modes are supported.
- Manchester II encoding
- Parity & Gap generators & checkers for high data integrity
- AXI4 Compatibility for user interface
- IP portable to any available standard FPGA
- 1 Megabit per sec (Mbps) transfer rate
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- Vector Graphics IP core supporting OpenVG1.1 subset
- 10G/25GBASE-R PCS+KR4 FEC IP Core
- ARINC818 controller Transmitter and Receiver IP core