M31 Digital PLL is a core-power only programmable phase-locked loop (PLL) for frequency synthesis. It supports multiple modes of operation for several application conditions, such as Phase-locked loop (PLL) /Fractional-N phase-locked loop (FNPLL) /Spread spectrum clocking (SSC)/ Oscillator (OSC). M31 Digital PLL has excellent immunity to power supply noise, making it ideally suited for use in noisy ASIC/SoC environments and is available as a single macro for easy integration into any ASIC/SoC.
M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
Overview
Key Features
- Pure core voltage design
- Compact IP size (< 0.013mm²) and low power consumption (1.1mW @ 3GHz)
- Compatible with commonly used crystal oscillator frequencies
- Good power noise immunity for period jitter (< ±15%/V)
- Supports 24-bit fractional accuracy
- Supports down spread-spectrum clocking (SSC) technology
- Supports retention OSC operation
- Embedded lock-detect flag
- Embedded scan chain for mass production
- Full deliverables to ease ASIC/SoC integration
Technical Specifications
Short description
M31 Digital PLL IP in 3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
Vendor
Vendor Name
Foundry, Node
3nm, 5nm, 6nm, 7nm, 12nm, 16nm, 22nm,28nm,40nm
SMIC
Silicon Proven:
40nm
LL
,
55nm
LL
TSMC
Silicon Proven:
22nm
,
28nm
HPCP
,
40nm
LP
,
55nm
ULP
,
55nm
ULPEF
Related IPs
- PCIe 3.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm and 40nm)
- ONFI I/O 6.0/5.1/5.0 IP in TSMC(3nm, 5nm, 6nm, 12nm, 16nm, 22nm, 28nm, 40nm, 55nm)
- USB 2.0 PHY in TSMC(6nm, 7nm, 12nm, 16nm, 22nm, 28nm, 40nm, 55nm, 65nm, 90nm)
- M31 ESD I/O in TSMC 12nm, 16nm, 22nm, 28nm. 40nm, 55nm,90nm,180nm
- SD/eMMC in TSMC (28nm, 16nm, 12nm, N7, N6)
- USB 2.0 femtoPHY in Samsung (14nm, 11nm, 8nm, 7nm, 5nm, SF4X)