Linear Regulator IP, Output: 1.2V/120mA, UMC 0.13um HS/FSG process
Overview
UMC 0.13um HS/FSG Logic process 3.3V to 1.2V with 120mA driving capability Regulator.
Technical Specifications
Foundry, Node
UMC 130nm HS/FSG
UMC
Pre-Silicon:
130nm
Related IPs
- Linear Low-Dropout Regulator (Output Voltage 0.9V)
- Linear Low-Dropout Regulator (Output Voltage 0.6V)
- Linear Voltage Regulator - High Input Voltage (30V), Output Load up to 5mA
- Single Port SRAM Compiler IP, UMC 65nm SP process
- SMIC 0.13µm 5v-3.3v Power Regulator
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)