Linear Regulator IP, Input: 3.3V, Output: 1.1V/150mA, UMC 40nm LP process
Overview
3.3V to 1.1V with 150mA driving capability, High accuracy Non-trim Linear Regulator, UMC 40nm LP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Linear Voltage Regulator - High Input Voltage (30V), Output Load up to 5mA
- Linear Low-Dropout Regulator (Output Voltage 0.9V)
- Linear Low-Dropout Regulator (Output Voltage 0.6V)
- 40nm eflash 3.3V Programmable 1.1V LDO Regulator with 500mA max. output
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Horizontal Down-scaler (Customized to two input resolutions and two output resolutions)**