Linear Regulator IP, Input: 1.0V - 3.6V, Output: 0.9V/20mA, Standby Current: 0.8uA, UMC 55nm ULP process
Overview
1.0~3.6V input, loading 20mA, 0.9V output with VBG=0.75V Linear Regulator, UMC 55nm ULP/UHVT Low-K Logic Process
Technical Specifications
Short description
Linear Regulator IP, Input: 1.0V - 3.6V, Output: 0.9V/20mA, Standby Current: 0.8uA, UMC 55nm ULP process
Vendor
Vendor Name
Foundry, Node
UMC 55nm ULP
UMC
Pre-Silicon:
55nm
Related IPs
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- UMC 55nm ULP Bandgap / Current Reference
- Linear Voltage Regulator - High Input Voltage (30V), Output Load up to 5mA
- TSMC 40 ULP eFlash Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- LDO linear regulator in TSMC 22ULL to supply logic and analog domains - up to 5.5 V input supply
- 30mA 2-channel LDO voltage regulator (output voltage each channel 1.0V)