Optimized for efficient hardware implementation, the Synopsys Foundation Cores include a library of mathematical and floating point (FP) components that allow designers to make tradeoffs in power, performance and area to control design precision and meet design requirements. The new flexible floating point (FFP) format enables designers to make tradeoffs in accuracy and share common operations.
The components library includes a robust set of atomic operators, compound operations and components that can share stages of the FP operators based on a FFP format.
Using the FFP format, designers can implement their own specialized FP components. In particular, the FFP format enables trading off accuracy for better QoR for designs that combine multiple FP operations. This allows designers to explore the area and accuracy of the components to meet their design-specific requirements.
Library of mathematical and floating point (FP) components
Overview
Benefits
- Pre-verified Verilog source code of floating point components
- Verified C++ models with Synopsys HECTOR™
- Improved architectures for high-performance operations
- Includes new compound operators for enhanced power, performance and area
- Eliminates the need for separate simulation models
Deliverables
- Databook
- Component datasheets
- coreConsultant configuration wizard
- Synthesizable Verilog source code
- C++ models
- Qualification reports
- Tutorials
Technical Specifications
Maturity
Available on request
Availability
Available
Related IPs
- Scalar and SIMD floating point option for the ARC HS5x, HS5xD and HS6x processors
- IEEE 754 Floating Point Coprocessor
- Floating Point Megafunctions
- Floating Point Processor for Embedded Systems
- Low power 32-bit processor supporting single precision floating point in hardware
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options