LDO for CPU Cores on TSMC CLN3E

Overview

The Scalable LDO (Low Drop Out) Regulator macro addresses typical SOC power supply and other voltage regulation needs in a fully integrated easy-to-use macro.

The LDO is comprised of two macros which includes the ‘Control’ and ‘Unit’ blocks. The ‘Unit’ blocks are scalable to the customer’s current requirement. The LDO macro includes an internal bandgap style voltage reference circuit which is used as a reference to compare the voltage supplies against. Alternately, the output voltage may be programmed to be proportional to the input supply or other reference voltage.

Specifications Description Symbol Min Typ Max Units Operational Voltage (Digital) VDD 0.675 0.75 0.96 V Operational Voltage (Analog) VDDA 1.08 1.2 1.32 V LDO Power Voltage Input VIN 0.8 0.88 1.32 V LDO Power Voltage Output VOUT 0.55 - 1.2 V LDO Power Voltage Output Extended VOUT 0.4 - - V VOUT Precision (untrimmed) -5 - 5 % VOUT Precision (post-trim) -2.5 - 2.5 % Output Capacitance per LDO Unit CLunit 10 - nF Operational Temperature TOP 0 85 125 °C Bypass mode resistance VIN-VOUT (LDO unit) RIO 50 mΩ Load Current per LDO Unit ILunit 50 - 750 mA LDO Column Width - 0.05 - mm Area (LDO Control) 1X per core.

- 0.025 - sq.mm Can Control upto 10 LDO Units Area (LDO unit LDO) - 0.03 - sq.mm LDO VOUT Droop - - 50 mV Dropout Voltage 50 100 - mV Line Regulation - 10 - mV/V Load Regulation - - 2 mV/A Supply Rejection PSRR 10 - - dB Table 1: LDO Operational Range Scalable LDO Description Part Number LDO Unit Name Description ABKRTAM4C LDO CONTROL Bandgap + Clock Generator + Control logic ABKRTAM4U LDO UNIT Control Loop + Output Stage Table 2: LDO Part Number Description

Key Features

  • Integrated voltage reference for precision stand-alone operation
  • Easy to integrate, use, and configure with no additional components or special power requirements
  • Scalable for multiple output currents
  • Programmable output level
  • Trimmable
  • Implemented with Analog Bits’ proprietary architecture
  • Requires no additional on-chip macros, minimizing power consumption

Technical Specifications

Foundry, Node
TSMC CLN3E
TSMC
Pre-Silicon: 3nm
×
Semiconductor IP